Abstract
Introduction
The importance of producing efficient tests for memories is crucial; this fact has been put in evidence by the SIA which forecasts a memory density approaching 94% of System on Chip silicon area in about ten
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Consequently memories are becoming the main responsible of the overall System-on-Chip yield.
Functional fault models, traditionally employed in testing such as stuck-at, transition and coupling faults are nowadays insufficient for the effects produced by some defects that may occur in VDSM technologies. Improvements in manufacturing process density and memory architecture have carried the development of new fault models, which are tightly linked to the internal memory structure [3, 4,5, 6, 7, These faults are not directly detectable with most of standard March algorithms and thus need specific test sequences and, in some cases, at-speed tests which are necessary especially for delay fault detection.
Many links have been established between delay faults and resistive-open defects [9, Resistive-opens generally cause timing-dependent faults. A two-pattern sequence is usually necessary to sensitize the fault, but, unlike stuck-open faults, detection of resistive-opens often needs to be performed at-speed.
The significance of resistive-open defects has considerably increased in recent technologies, due to the presence of many interconnection layers and an growing number of connections between each layer. In particular in
Intel reports that vias are the most common root cause of test escapes in submicron technologies. Hence resistive-open defects are the main target 'of this study. Resistive defects have been injected in the core-cell of the Infineon synchronous embedded-SRAM family. For each defect location, electrical simulations have been performed with many parameters such as defect size, supply voltage, operating temperature and process comer.
In this paper we report some results that demonstrate the sensitivity of embedded SRAM core-cells to resistive-open defects and we provide a characterization of these defects in terms of fault models. In this paper, we show that this single March test is able to detect exhaustively all the faults induced by resistiveopen defects in the core-cell. This solution does not increase the complexity of the standard March COur modification makes it able to detect not only but also all the core-cell static faults and Our modified March C-detects by using a particular addressing sequence allowed by the first of the six Degrees of Freedom (DOF) of March tests. This modification induces, on the core-cells, the of stresses that are equivalent to the application of multiple read operations which are required for dRDF detection
The rest of the paper is organized as follows. In the following section 2, the experiments are described, whereas Section 3 deals with the test procedures allowing the complete detection of all resistive-open defects in the core-cell. Concluding remarks are given in Section 5. Electrical simulations of these defects have been with the SPICE-like simulator. A reference memory block has been considered, organized as an array of 512 word lines x 512 bit lines. In order to reduce the simulation time, the simulations have been performed on a simplified version of the memory circuit that includes a reduced set of the core-cells and the critical paths as pre-charge devices, sense amplifiers, write drivers, output buffer and the column and row address decoders.
The whole operating environment range has been selected in order to maximize the fault detection 
Simulation results
In the following, the most significant simulation results are presented. 
. 3 Fault analysis
Now let us detail the faults induced by the injected defects with more details. For this purpose we analyze the effects produced for different resistance sizes by each single defect in typical condition of supply voltage, temperature and process comer. A special care is dedicated to the behavior that may involve dynamic faults that are notoriously hard to detect.
Defect 1 involves essentially a transition fault (TF) for a defect size larger than 40 The defect produces a delay in the operation of of the node SB during the writing phases. This kind of fault is static and many March tests are able to detect it. Defect 2 implies a RDF and in certain cases a DRDF.
The defect induces a delay in the output of during the discharge of node SB. This delay may be the cause of a destructive read. During the operation, BLB is pre-charged at Vdd and for a certain time it pulls-up SB that is at '0'. The capacitance of a bit line is much larger than the equivalent capacitance of cell node at SB. Moreover, the pull-up action is not well counterbalanced as expected by the pull-down action of 1 because of the resistive defect. For this reason the read operation may cause the commutation of INV2 and so the swap of the cell. Sometimes the destruction of the stored value does not involve an incorrect read, so it is necessary a further read operation to observe the fault.
Defect 3 produces effects similar to those of defect 2.
We can add that for both the faults inducted by defect 2 and 3, and DRDF, the simulations have shown that the best sequence useful for the sensitization is the Owlrl, not necessarily performed at speed frequency. This constraint is useful in the selection of the detection algorithm. IRFs and are static faults. These two faults occurs because the read and write operations need a certain minimal time to be performed. During these operations the nodes S and SB are connected to the bit lines BL and BLB by the pass-transistors Mtn3 and
The defect involves a delay in the switching on of these two transistors reducing the operative time of the operations. The read operation needs a time larger than a write one to be acted, thus the appear for littler resistance size than the Defect 6 is at the input of and involves a transition fault (TF). The fault appears for high values of resistance because the defect is placed at the gates of the two transistors of No bias current enters in the MOS transistor gate thus the resistive defect has to be very large to generate large delay. The TF appears during the write operations. Defect 6 produces a delay for both the operations of pull-up (wl, on BL and on BLB) and pulldown on BL and '1' on BLB) of thus the write operation may fail. In particular for there is a faulty behavior for Df6 while for there is a faulty behavior for Df6 > The different resistance threshold is outcome of the fact that, during a write operation in an SRAM cell, the first to commute is the node where a is forced Consequently the incorrect writing is more probable when a is forced on BLB, during a w1. We can divide the elaborated fault models in two groups. The first one includes the dynamic fault produced by defect 4. The second group is composed by the faults induced by defects 1, 2, 3, 5 and 6. These faults are static. We can remark that the dynamic fault is generated by a defect that contrasts the loop of the two inverters. In fact this defect disturbs the self refreshment of the stored value. Even if defect 2, 3 and 6 are also on the loop path, they present a static behavior as accurately shown by the simulations.
A test solution to detect all resistive-open defects
The static fault models extracted from the defect injection are covered by many common March tests as we show in the first sub-section. In the second one we focus especially on dynamic faults coverage. In the third subsection we propose a unique test solution for all the examined faults.
Static fault testing
The static faults that are concerned in this study are RDFs and DRDFs. The are a particular case of They occur when, for a certain cell, it is impossible to produce an up (down) transition. Many March tests, also simple like MATS and March X, cover
In fact for their detection is it is sufficient the presence of March elements in which all the cells are written and read with both the logic values and Thus both the transitions are tested.
The same simple requirements are needed for the IRFs and RDFs detection, because it is enough to write and read some data in the cells to verify eventual incorrect read. For the DRDFs there are supplementary requirements. The fault sensitization is operated during the read operation. When the value is read there is swap of the cell that does not involves necessary a wrong value read. Consequently the detection algorithm needs to have a least two sequential read operation for each cell, otherwise there can be a mask effect. Among the tests that can cover DRDFs there are March Y and March C+. All the March tests that we have been mentioned in this subsection are not able to cover the induced by defect 4.
Dynamic fault testing
At this point we start with the detection of the This is a dynamic fault that needs a sensitization sequence like a write operation and multiple read operations have to be performed in sequence to produce the swap of the value stored in the cell. If the required number of read operations is high the detection algorithm may increase dramatically in complexity. Therefore, it is opportune to use another way to sensitize this dynamic fault. For this purpose in our last work presented in we have demonstrated that read or write operations on a cell involve a stress on the other cells of the same word line. This stress, called Read Equivalent Stress (RES), has the same effect than a read operation.
When a cell is selected for a read or write operation the pre-charge circuit is normally turned off in its bit line. For the bit lines that are not involved in the operation, the charge circuit is commonly left on. With the pre-charge active and the word line being high on the unselected columns, the cells fight against the pre-charge circuit. Consequently the stress produced by a read operation on a cell is equivalent to the stress caused by a read or write operation performed on whatever cell on the same word line. The good equivalence between read stress and is confirmed by electrical simulations that have been performed on Infineon 0.13 embedded-SRAM family with the Infineon internal SPICE-like simulator. The waveforms in Figure 2 are referred to the case of a faulty cell, where the defect Df4 is present and has a size of 1. 4 The cases simulated are the following ones: a. On the faulty cell a operation is performed, immediately followed by operations. b. On the faulty cell a operation is done, immediately followed
.. The waveforms represent the control signals: CLK, RWB which is the selection, and the word line and bit line enable signals (WLENO, and BLENO). The voltage values of S and SB nodes (see core cell presented in Figure 1 ). These waveforms show that after a operation the fault free inverter of the cell has its output (node S ) normally switched to logic, that is an effective electrical OV. The other inverter has its output switched to '1' logic, that does not correspond to an exact Vdd value, due to the delay effect involved by defect Df4.
In the both cases, a and b, there is an abnormal swap of the faulty cell after two cycles. This is a confirmation that the effects produced by the read equivalent stress in term of sensitization of are very similar to actual read stresses. Moreover, parametrical simulations have been made with different cycle time and with a reasonable resistive range for the size of the resistive-open defect Df4 on the Infineon SRAM memory structure for both the cases, a and b. The results summarized on the graphs of Figure 3 show that there is a clear similarity between the actual read stresses and RESs. A more detailed analysis of the two graphs in Figure 3 confirms that the sensitization effect of the RESs is higher than that produced by read operations on the faulty cell. 
The exhaustive March test solution
In this sub-section we use the results presented above in order to produce an efficient test for all the fault models that we have identified in the core cell, in particular for the dynamic one produced by defect 4. Among the various types of algorithm we choose March tests that allow to reach a good effectiveness though their small complexity. In order to ensure the detection of the induced by defect 4, in we have proposed to use the March Cthat normally covers 0% of [ with an opportune modification. March C-is represented in Figure 4 and the modification is the following one: The operations of the algorithm have to be performed with a particular addressing order with the purpose to execute the March elements on the memory array by acting on word line after word line. This is necessary because the RESs are produced only by operating on the cells of the same word line. For example, let us consider again the 0.13 pm embedded-SRAM architecture. The read and write operations of the March elements have to be operated firstly on all the 512 cells of the first word line, then on the 512 cells of the second word line, and so on. operations, necessary for sensitization of the and necessary for observation. The elements with w l and r l allow the detection of similar faults generated by resistive-open defects placed symmetrically in reference with Df4 (see Figure 1) . Moreover, the elements, in particular the sensitization ones, are performed in and sequence. This condition allows that the cells endure a good average distribution of RESs for all the cells along the entire word lines.
The modification makes March C-able to detect but, due to the first of the six degrees of freedom of March tests, it does not change the capability of March to detect the former target faults. Among these faults there are the static faults and that are induced by defects 1, 5 and 6.
As shown in sub-section 3.1 the best sequence to detect the faults involved by defect 2 and 3 is Owlrl. A '0' is stored, a w l is operated followed by a rl. With this sequence the cell swaps its value to '0'. Another is needed to observe the fault. As we can see in Figure 4 March C-do not has the pattern Owlrl, thus apparently we have to use another algorithm that contains it, March Y [ As done for the (defect 4) we propose once again to use the effect of RES and now we show that the modified March C-is able to produce the needed sequence and consequently covers exhaustively all the core cell faults.
Element M, operates a (so a is already stored) followed by a wl. The following missing r l operation, useful to complete the detection sequence, is warranted by one of the RESs produced by modified March C-. This RES warrants the swap of the cell for the sensitization and, as shown by simulation (see Figure  the following operated RESs do not comport a mask effect with further swaps of the cell. In this figure, the first part concerns the clock signal (CLK) and the second one the voltage level of node S of the core-cell presented in Figure  1 . These waveforms show that for = 13800 there is not a flip of the cell. Otherwise, for just higher value of the defect and 14200 the node SB commutes from '1'to '0'due to the first RES and does not swap for others following RESs. So, with the action of one RES, element M, allows to cover RDF and DRDF (defect 2 and
The proposed March test solution presents many advantages as its linear complexity and the reutilization of an already existing March test. The main benefit is the high efficiency to detect dynamic faults and its capability to cover exhaustively all the core cell faults. 
Concluding remarks and future works
In this work we have presented an exhaustive study on those faults that may occur in core-cells of SRAM memories. Evaluations of electrical simulations have been done after a resistive defect injection. We have also shown that a cell undergoes a stress equivalent to a read operation, Read Equivalent Stress when a operation is performed on a cell of the same word line. Our modification of March C-, which allows to the maximum number of has been demonstrated to be able to test all the fault models resulting from the defect injection in the core cell.
